VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a stateful, zero-dependency LLM…
Tag
#degital-design
MCP servers, skills and plugins tagged “degital-design” on GitHub.
1 entries · real GitHub data